consider pipeline features to be added to the above figure. what would be the desired clock rate of the system to execute in pipeline mode. prove your answer by showing your work leading to the desired clock rate. (you may discard latencies in the temporary registers in between stages)